Overview | Package | Class | Use | Tree | Deprecated | Index | Help
PREV NEXT | FRAMES NO FRAMES

## Uses of Class
rdlc.hw.ModuleParameterGroup

Packages that use ModuleParameterGroup
rdlc.hw | This package contains all the classes to transform an RDL design into a hardware design.
rdlc.hw.verilog | Classes for turning an abstract hardware design into Verilog.

Uses of ModuleParameterGroup in rdlc.hw

Methods in rdlc.hw with parameters of type ModuleParameterGroup
`protected void` | `ModuleWireGroup.add(java.lang.String _name, Message message, ModuleWire.Type Direction, ModuleParameterGroup paramGroup, boolean input)` Helper method for the full constructor.
`abstract void` | `ModuleInstance_Standard.Message_Fixed.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)` Generate the packing logic for this message object.
`void` | `ModuleInstance_Standard.MessageSimple.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)`
`void` | `ModuleInstance_Standard.MessageStruct_Fixed.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)`
`void` | `ModuleInstance_Standard.MessageUnion_Fixed.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)`
`void` | `ModuleInstance_Standard.MessageStruct_Variable.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)`
`void` | `ModuleInstance_Standard.MessageUnion_Variable.generatePack(ModuleParameterGroup portParamGroup, ModuleWireGroup packWireGroup, int widthBits, int extraWidth)`
`void` | `ModuleInstance_Standard.generatePack(UnitPort unitPort, ModuleParameterGroup paramGroup, int extraWidth, Library library)` Generate the message packing buffer and logic.

Constructors in rdlc.hw with parameters of type ModuleParameterGroup
`ModuleWireGroup(UnitPort unitPort, Instance _parent, ModuleParameterGroup paramGroup, boolean input, boolean link, boolean wire)` Full constructor, creates a port group to represent a single RDL port.

Uses of ModuleParameterGroup in rdlc.hw.verilog

Methods in rdlc.hw.verilog with parameters of type ModuleParameterGroup
`protected void` | `OutputFile.printParamGroup(ModuleParameterGroup paramGroup)` Print a `ModuleParameterGroup` declaration.

Overview | Package | Class | Use | Tree | Deprecated | Index | Help
PREV NEXT | FRAMES NO FRAMES